S/390 microprocessor design
نویسنده
چکیده
The technical, business, and market requirements for large enterprise servers (“mainframes”) strongly influence the design of microprocessors for these systems. Specific characteristics of the ESA/390 and z/Architecture instruction set architectures lead to different pipeline and branch prediction strategies than are found in most other microprocessors. The requirements for robust, scalable performance across a wide range of workloads, highly efficient logical partitioning, and very high hardware reliability affect the cache structure, internal code, and hardware fault detection and recovery designs.
منابع مشابه
The S/390 G5 Floating Point Unit Supporting Hex and Binary Architectures
The rst high performance oating point unit to support both IBM 360 hexadecimal based oating point architecture and the IEEE 754 Standard binary oating point architecture is described. The S/390 G5 oating point unit supports the new S/390 architecture which includes hexadecimal based short, long, and extended precision formats and IEEE 754 standard single, double, and quad formats. This oating p...
متن کاملCMOS floating-point unit for the S/390 Parallel Enterprise Server G4
The S/390@ floating-point unit (FPU) on the fourth-generation (G4) CMOS microprocessor chip has been implemented in a CMOS technology with a 0.20-pm effective channel length and has been demonstrated at more than 400 MHz. The microprocessor chip is 17.35 by 17.30 mm in size, and one copy of the FPU including the dataflow and control flow but not including the FPR register file is 5.3 by 4.7 mm ...
متن کاملThe role of two-cycle simulation in the S/390 verification process
Microprocessor design techniques have evolved to a point where large systems, such as S/390@ servers, can be constructed using relatively few, but very complex, applicationspecific integrated circuits (ASICs). Delivery of a quality design in a timely fashion requires that several design activities progress simultaneously, with different types of verification used within the various design disci...
متن کاملAdvanced microprocessor test strategy and methodology
This paper describes the overall test methodology used in implementing the S/390@’ microprocessor and the associated L2 cache array in shared multiprocessor designs, the design-for-test implementations, and the test software used in creating the test patterns and in measuring test effectiveness. Microprocessor advances in architectural complexity, circuit density, cycle time, and technology-rel...
متن کاملA 400-MHz S/390 Microprocessor - Solid-State Circuits, IEEE Journal of
A microprocessor implementing IBM S/390 architecture operates in a 10 + 2 way system at frequencies up to 411 MHz (2.43 ns). The chip is fabricated in a 0.2m Le CMOS technology with five layers of metal and tungsten local interconnect. The chip size is 17.35 mm 17.30 mm with about 7.8 million transistors. The power supply is 2.5 V and measured power dissipation at 300 MHz is 37 W. The microproc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IBM Journal of Research and Development
دوره 44 شماره
صفحات -
تاریخ انتشار 2000